Abstract
Introduction
Yield loss is the result of many complex physical phenomena disturbing IC manufacturing -some of them occurring infrequently and some of them being inherent artifacts of the applied technology. The phenomena that cause opens in VLSI IC interconnects are not believed to be among the top few yield detractors. There are, however, phases of process development and types of technologies in which opens cannot be ignored, and in which prediction of yield loss due to opens must be performed.
The first yield model targeting opens and applying the concept of the critical area was published a long time ago [1] . Since then a few approaches attempting to include opens in the yield prediction have been published [2, 3, 4, 5, 6, 7, 8] . The vast majority of the published approaches, however, have been focused on the accuracy of estimation, which have resulted in algorithms which are too complex to handle modern multi-million transistor devices. As a result, even if the basic idea proposed in [1] is simple and still valid, until now there is no efficient yield estimation methodology which can handle opens in large modern VLSI ICs.
Spot defect based yield loss prediction involves critical area estimation and extraction of the characteristics of the spot defects causing yield loss. This paper deals with critical area estimation only. The methodology for defect characteristic extraction [11, 12] and yield modeling using critical area [2, 3, 4, 5, 6, 7, 8, 9, 10] has been proposed and discussed in detail. This paper discusses an algorithm for extracting the critical area for defects causing opens.
The organization of the paper is as follows. First a discussion of the concept of critical area for opens is presented. The focus of the discussion is on metal interconnection with special emphasis on contacts and vias. Then the critical area extraction algorithm is introduced and its complexity is discussed in detail. Finally, examples are presented to illustrate the proposed algorithm and to assess its computational efficiency.
Critical area for spot defects causing opens
Spot defects in an IC are caused by contaminants introduced by the manufacturing process. They can be seen as severe but local, often three-dimensional (3D), deformations of IC structure. Under certain situations, defects may cause breaks or excessive resistance in a connection resulting in an open circuit. This paper deals with spot defects causing opens in conducting IC layers.
Spot defects can occur in a single layer or can affect more than one IC layer. In this paper spot defects are modeled as disks of missing conducting material in the conducting layer or disks of extra insulating material in the insulating layer. Important characteristics of spot defects are: size (expressed by the radius R) and frequency of occurrence (density). This paper is restricted to defects affecting single layers. Observe, however, that a single layer defect occurring in the oxide layer may affect connectivity between two conducting layers separated by the oxide (see Fig. 1 ). There are two attributes of a "good" electrical connection in an IC chip. The first is physical continuity of the conducting paths. The second is good electrical contact between conducting layers. (Good electrical contacts play an especially important role in sub-micron technologies.) This section discusses the concept of critical area -a measure of IC layout sensitivity to spot defects -by considering both interconnect continuity and inter layer contacts.
According to the generic definition [1] critical area for opens is a set of all locations of spot defect centers which result in interconnect opens. A typical interconnect is a chain of conducting segments on different layers (see Fig. 2 ) and contact plugs formed to provide connection between these segments. Hence, to assess the probability of an open one needs to compute the critical area for each segment of interconnect and for the contacts [7, 8] in the analyzed layout. Below both problems are discussed in detail. Critical area for conducting segment of an interconnect Any segment of VLSI interconnect can be viewed as a conducting path terminated with two or more contacting regions (see Fig. 3 ). Contacting regions are areas of the physical ohmic junction between different conducting layers.
A conducting path is broken (open) if a spot defect spans two opposite edges of the conducting path (see Fig. 4a and 4b) . Consequently, the critical area for a conducting path can be determined by constructing a set of points located within a distance equal to the radius R of the defect from both edges of this path. Observe that a such set can be obtained by appropriate shifts of the edges of the conducting path (see Fig. 4c and Fig. 5 [7, 8] ). One can use, for this purpose, contour manipulation procedures which are discussed in this paper. Observe also that the assumption about the circular shape of a defect results in a complex shape of critical area boundaries. (See the ends of the critical area regions in Fig. 4c .) Such complexity is neither desired nor necessary. Simply by approximating the shape of the defect by a bounding box outlining the disk (see Fig. 4d ), one can obtain critical area without arcs (which are difficult to deal with). For this reason in this paper it is assumed that defects are adequately represented by 2R x 2R squares. A critical area for a contacting region is also easy to construct. Simply, an open occurs when a spot defect of radius R entirely covers the contacting area. For simplicity in this paper it is assumed that such an area can be approximated by a rectangle formed by contact edges shifted by radius R (see Fig. 6 ). Of course, the total critical area for an open in a segment of an interconnect is a union of critical areas computed for the conducting path and contacting regions (see Fig. 7 ). 
Opens in contact and via layers
To simplify discussion it is assumed in this paper that any interference with the via or contact process causes an unacceptable increase in contact resistance. (Fig. 8 illustrates one possible mechanism of contact and via degradation due to spot defects.) Therefore, the failure criteria is set as:
• A defect will cause a failure if it overlaps any portion of the contact or via.
In such a case the critical area for opens is defined as the region which contains centers of all defects of a given radius R touching any part of a contact cut / via region (see Fig. 9 ). Finally note that the approach presented so far is valid for a single contact/via. In a typical design, however, there are many cases in which multiple contacts and contact banks are used to connect two conductive segments in different layers. Contact banks are designed with a desired resistive criterion in mind. A single defect can cause a contact bank to fail only if it overlaps with multiple contacts and causes enough contacts to fail such that the resistive criterion of the entire contact bank can no longer be met. Therefore, the failure criterion is set as:
• A defect will cause the contact bank to fail if it overlaps n or more contact or via cuts, where n is the number of redundant contacts built into the connection. Consequently, the critical area of a contact bank, for defect radius R, can be determined by constructing a set which contains all points located less than a distance R away from n or more contacts. Consider the example in Fig. 10 . The set of points up to R units away from each individual contact can be found by shifting the edges of each contact by R (see Fig. 10b ). Notice that the sets of points created for each contact intersect. Also it is important to see that any point may belong to a number of these sets. This number is equal to the number of contacts which are R or less units away from this point (see Fig. 10c ). So, the critical area of the contact bank can be found by constructing the set of points that are members of n or more of these sets -each of them -constructed by expansion of each contact by R.
In the construction of the critical area for contacting regions, a contact bank is treated very similarly. The only difference is the amount of shifting in the construction of the sets for each individual contacts. This difference will be described in the extraction algorithm. Finally, notice that the actual contact and via cuts are rounded. This means that critical area computed by assuming rectangular shape contacts/vias must be inaccurate [10] . There is, however, a straight-forward solution which can take care of this problem. One can still use the above described procedure but substituting R with R′ such that the critical area computed for R′ is such as if the critical area was computed for circular contact/via. As explained in Fig. 11 , R′ can be expressed in the following way:
where W is the contact/via cut width. 
Extraction algorithm
The critical area extraction algorithm described in this section uses a number of generic contour manipulation procedures:
Most of the above operations are available in any of the existing layout manipulation software. Detailed description of above operations can be found in software manuals, e.g. [14] . It is important to distinguish the difference between the Under Size operator and Shrink operator. Both operators "Down" size the original geometry, these operations may produce a geometry which intersects with it self. Under Size operation will return only the "Self" intersection regions, while Shrink operation will return the non-intersecting regions. For further details see [15] .
Algorithm
As has been already mentioned, due to very different defect distributions and processing steps forming interconnects, the critical areas for contacts and interconnects must be extracted separately. Fig. 12 shows a block diagram of the procedure used for the extraction of critical area for contact and vias. Extraction of critical area for single contacts/vias and contact/via banks Individual contacts and vias are represented in the layout by squares that can be easily scaled (expanded) by an appropriate value to obtain the critical area.
Extraction of critical area for contacts and vias.
The situation is more complicated for the contact/via banks because of the assumption that not all contacts/vias in the bank must be operational for the connection to work properly. Ideally, the user should be able to set the contact bank failure criteria (the number of necessary functional contacts required for the bank to work properly) at any arbitrary number. The parameter N, of the Overlap operation is intended to facilitate this option. The problem is, however, that in reality an Overlap operation is not always available. In such a case one of possible solutions is to use a similar function commonly available in design rule checkers. The consequence of such simplification is, however, that the failure criteria, for which one can compute critical area, allows the contact bank to have no more than 1 contact affected by the defect.
Extraction of critical area for interconnect.
The extraction of critical area for interconnect is executed in two separate steps: the extraction of critical area for the conducting path and the extraction of critical area for the contacting regions. The critical area contour of both are extracted separately at each defect radius, and then combined before the total area is calculated. Fig. 13 shows a block diagram of the proposed algorithm constructed to accomplish the above goal. The extraction of critical area for the contacting regions is identical to the extraction of critical area for contacts/vias but with the scaling function f,
where W is the width of the contact cut, and R i is the current defect radius at which the critical area is being extracted. The extraction for the conducting path can be accomplished with a simple single instruction.
Discussion
The availability of key basic commands helps greatly in complexity and in flexibility of the extraction. Because this extraction algorithm is built strictly on top of available commands in existing software, the efficiency of the extraction depends heavily on commands used. Without considering the complexity of the basic commands, the extraction runs in constant time. All of the loops used in the above pseudo codes are of constant iteration. (Basic DRC commands have theoretical average complexity of O(NlogN), where N is the number of geometries in the design.) Because the extraction algorithm is constant time, the limit on the size of the circuit is strictly dependent on the basic commands used.
Examples of the application of proposed algorithm
To test the above described procedures a simple design (24 port Register File [13] with 72,000 transistors) was used and a number of critical area functions were extracted. The results are discussed in this section. Fig. 14a shows critical area for opens extracted for Metal 1, Metal 2, Poly, Active Area, Contact and Via layers. Fig. 14b shows the same curves for small defect radii. In both cases the critical areas for contacting regions were taken into account. Fig. 15 illustrates the relative error of critical area calculation for Metal 1, Metal 2, Poly and Active Area layers. This error was calculated as a difference between critical areas with and without contacting regions. It can be seen that critical area for contacting regions plays greater role in short and wide conducting paths, e.g. for the Active Area layer.
The proposed algorithm was also used to extract critical areas for opens from a real life industrial design (more then 900,000 transistors). Extracted data is shown in Fig. 16 .
The above data was extracted by implementing the algorithm described in this paper using CADENCE Dracula [14] . Table 1 shows a summery of extraction time for the data shown in Fig. 14b and Fig. 16 . 
Conclusions
In this paper a new algorithm for extraction of the critical area for opens has been presented. In this algorithm critical area for conducting paths and for electrical contacts to the other conducting layers are taken into account. In contrast to other work, the proposed algorithm allows analysis of large IC's and non-Manhattan geometry. An illustrative example shows that the extraction of critical areas for opens can be done for realistic size (more than 900,000 transistors) VLSI circuits in a reasonable time.
